5 Rec'd PCT/PTO 2 5 OCT 2004

26.09.03

World Intellectual Property Organization PCT Division 34 Chemin des Colombettes 1211 Geneva 20 Switzerland

Amendment of the claims under Article 19 (1) (Rule 46)

International Application No.: PCT/JP03/04866

International Filing Date: 16.04.03

Applicant: Name SUMITOMO MITSUBISHI SILICON CORPORATION

Address 2-1, Shibaura 1-chome, Minato-ku, Tokyo 105-0023 JAPAN

Agent: Name UBUKATA Motoshige

Address 6-15, Kawaramachi 4-chome, Chuo-ku, Osaka-shi, Osaka 541-

0048 Japan

Telephone number 06-6201-3851

Dear sir

The Applicant, who received the International Search Report relating to the above identified International Application transmitted on 16. 04. 03, hereby files amendment under Article 19 (1) as in the attached sheets.

The filing sheets of amendment under Article 19 (1) are change of papers, which are pages (page 45, 46, 47) written [Claims] in the above identified International Application. Herein, claims 7 and 17 are amended, other claims 1, 2, 3, 4, 5, 6, 8, 9, 10, 11, 12, 13, 14, 15 and 16 are retained unchanged.

The Applicant also files as attached herewith a brief statement explaining the amendment.

Very truly yours,

Motoshige UBUKATA

Attachment:

(1) Amendment under Article 19(1) l sheet

(2) Brief Statement 1 sheet

ariginal
Paged 69-73
Replaced by
Chricle 19 Amax

CLAIMS

- 1. A high-resistance silicon wafer having resistivity of 100 Ω cm or more, wherein an oxygen precipitate (BMD) having a size of 0.2 μ m or more is formed so as to have density of 1 x $10^4/\text{cm}^2$ in the wafer, an oxygen concentration in the wafer is 12 x 10^{17} atoms/cm³ (ASTM F-121, 1979) or less, and carbon concentration is 0.5 x 10^{16} atoms/cm³ or more.
- 2. The high-resistance silicon wafer according to claim 1, wherein a density of a LPD (Light Point Defect) having a size of 0.12 μm or more and observed on a surface of the wafer is controlled so as to be 0.2/cm² or less.
- 3. A high-resistance silicon wafer having resistivity of $100\,\Omega$ cmormore, wherein a density of a grown-in defect detected by seco etching is $1\times10^3/\text{cm}^{-3}$ or less, an oxygen precipitate (BMD) having a size of 0.2 μm or more is formed so as to have density of $1\times10^4/\text{cm}^2$ or more in the wafer and an oxygen concentration in the wafer is 12×10^{17} atoms/cm³ (ASTM F-121, 1979) or less.
- 4. The high-resistance silicon wafer according to claim 3, wherein carbon concentration in the wafer is 0.5×10^{16} atoms/cm³ or more.

- 5. The high-resistance silicon wafer according to claim 1 or 3, wherein a DZ (Denuded Zone) layer is formed at least 5 μm or more in depth from a surface of the wafer.
- 6. The high-resistance silicon wafer according to claim 1 or 3, wherein value of oxygen concentration (ASTM F-121, 1979) of the wafer is limited in ranges of 12 x 10^{17} atoms/cm³ or less, 7 x 10^{17} atoms/cm³ or less, and 5.8 x 10^{17} atoms/cm³ or less when the resistivity of the wafer is not less than 100 Ω cm and less than 300 Ω cm, not less than 300 Ω cm and less than 2000 Ω cm, respectively.
- 7. A manufacturing method of a high-resistance silicon wafer, characterized in that a primary silicon wafer in which resistivity is 100 Ω cm or more, oxygen concentration is 12 x 10^{17} atoms/cm³ (ASTM F-121, 1979) or more, and a carbon concentration is 0.5 /10¹⁶ atoms/cm³ or more is used, a remaining oxygen concentration in the wafer is controlled to be 12 x 10^{17} atoms/cm³ (ASTM F-121, 1979) or less by performing a heat treatment for forming an oxygen precipitate nucleus and a heat treatment for growing the oxygen precipitate on the primary silicon wafer.
- 8. A manufacturing method of a high-resistance silicon wafer, characterized in that a primary silicon wafer

in which resistivity is 100 Ω cm or more, an oxygen concentration is 14 x 10¹⁷ atoms/cm³ (ASTM F-121, 1979) or more, and a density of a grown-in defect detected by seco etching is 1 x 10³/cm⁻³ is used, a remaining oxygen concentration in the wafer is controlled to be 12 x 10¹¹ atoms/cm³ (ASTM F-121, 1979) or less by performing a heat treatment for forming an oxygen precipitate nucleus and a heat treatment for growing the oxygen precipitate on the primary silicon wafer.

- 9. The manufacturing method of the high-resistance silicon wafer according to claim 7 or 8, wherein the heat treatment for forming the oxygen precipitate nucleus is a low-temperature heat treatment performed at 500 to 900°C for 5 hours or more.
- 10. The manufacturing method of the high-resistance silicon wafer according to claim 9, wherein the conditions of the low-temperature heat treatment is at 700 to 900°C for 5 hours or more.
- 11. The manufacturing method of the high-resistance silicon wafer according to claim 7 or 8, wherein the heat treatment for growing the oxygen precipitate is a high-temperature heat treatment performed at 950 to 1050°C

for 10 hours or more.

- 12. The manufacturing method of the high-resistance silicon wafer according to claim 7 or 8, characterized in that an oxygen outward diffusion heat treatment is performed on the wafer at 1100 to 1250°C for 1 to 5 hours before the heat treatment for forming the oxygen precipitate nucleus.
- 13. The manufacturing method of the high-resistance silicon wafer according to claim 12, characterized in that the oxygen outward diffusion heat treatment is performed in a gas atmosphere containing nitrogen gas.
- 14. The manufacturing method of the high-resistance silicon wafer according to claim 12, characterized in that the oxygen outward diffusion heat treatment is performed in an atmosphere of a hydrogen gas, argon gas or mixed gas of these.
- 15. The manufacturing method of the high-resistance silicon wafer according to claim 7 or 8, characterized in that a rapid thermal annealing process is performed on the wafer before the heat treatment for forming the oxygen precipitate nucleus.

- 16. The manufacturing method of the high-resistance silicon wafer according to claim 15, wherein the conditions of the rapid thermal annealing process is 1150 to 1300°C for 1 to 60 seconds in an atmosphere containing nitrogen.
- 17. The manufacturing method of the high-resistance silicon wafer according to claim 8, wherein a carbon concentration in the primary silicon wafer is $0.5 / 10^{16}$ atoms/cm³ or more.